Home > Gaming > Memory > OCZ Zero-Buffer DDR Technology
MemoryNews

OCZ Zero-Buffer DDR Technology

OCZ in a collaborative effort with Inphi announced the release of Zero-Buffer DDR (ZB-DDR) technology (patent pending) for unbuffered memory modules. Using discreet zero-delay clock buffers, ZB-DDR technology combines the robustness of server class memory with the low latency of unbuffered modules, resulting in better data integrity, lower noise, and lower susceptibility to interference over a wider frequency spectrum while still remaining fully compatible with all current motherboards. ZB-DDR technology uses the state of the art Inphi INCU 877 clock buffers with a custom-developed PCB matched to the impedance of the clock buffer.

OCZ Technology Group, a world leader in innovative, ultra-high performance
and high-reliability memory, in a collaborative effort with Inphi Corporation (www.inphi-corp.com),
a leader in precision timing and high-speed electronic components, announced the
release of Zero-Buffer DDR (ZB-DDR) technology (patent pending) for unbuffered
memory modules.

Using discreet zero-delay clock buffers, ZB-DDR technology combines the
robustness of server class memory with the low latency of unbuffered modules,
resulting in better data integrity, lower noise, and lower susceptibility to
interference over a wider frequency spectrum while still remaining fully
compatible with all current motherboards.

“At the module level, only with a clock buffer delay at 50 picoseconds or less,
is it possible to generate loss-less memory clock signals that are not subjected
to the impact of noise found in a distributed clock tree,” said Dr. Michael
Schuette, Director of Technology Development at OCZ Technology.

ZB-DDR technology uses the state of the art Inphi INCU 877 clock buffers with a
custom-developed PCB matched to the impedance of the clock buffer. “We are very
pleased to have OCZ as a partner in this pioneering hi-tech endeavor,” commented
Desi Rhoden, Executive Vice President of Inphi Corporation. “Precision clock
signals provided by our clock buffers are the key to signal integrity and
minimized error rates.”

TeamVR
http://www.vrzone.com
VR-Zone is a leading online technology news publication reporting on bleeding edge trends in PC and mobile gadgets, with in-depth reviews and commentaries.

Leave a Reply

Your email address will not be published.

Read previous post:
Clearspeed 64-bit CSX600 Co-Processor

Clearspeed upcoming chip, CSX600 code-named Avebury contains 96 separate internal units tuned for doing particular types of math problems. The...

Close